INTRODUCTION
Nowadays, power supplies for feeding microprocessors and portable devices demand fast dynamic response. An important disadvantage of implementing a linear control is the need of a high bandwidth to achieve fast dynamic response. This high bandwidth is limited either by the switching frequency or by the robustness to component tolerances of the system. Well known non-linear strategies are V 2 ([1] , [2] and [3] ) or hysteretic control of the output voltage [3] . Both require sensing the output voltage ripple, which is very small compared to the DC value and it is very sensitive to parasitic effects. It is also required to have a triangular output ripple given by a dominant ESR in the output capacitor.
The non-linear and linear control scheme proposed in [4] is based on a hysteretic control of the output capacitor current of a Buck converter. It achieves a faster control action under load steps since the output capacitor current reacts instantaneously. The problem is to measure the output capacitor current but it can be estimated with the non-invasive method described in [5] . However, this control technique suffers some limitations: variable frequency and high sensitivity to current sensor mismatches. V 2 I C control proposed in [6] overcomes these limitations and provides very fast response. It is based on the peak current mode control of the output capacitor current that provides very fast dynamic response under load steps, working as a feedforward of the load current ( [7] , [8] and [9] ). Information of the error between the reference voltage and the output voltage is added to the fast loop to achieve also very fast response under steps in the reference voltage.
In this paper, the V The modulator is a peak mode control and therefore a compensating slope is needed to avoid sub-harmonic oscillations over 50% duty cycles. The compensating slope not only avoids sub-harmonic oscillations, but also helps to desensitize this technique to current sensor mismatches and parasitic effects. On the other hand, increasing the compensating slope, the dynamic response is reduced. Therefore, there is a trade-off between stability and dynamic response.
The main switch is turned on every cycle, thanks to a RS latch, and turned off when the control signal reaches the reference ( Figure 2 ). Hence, this control technique prevents from the problem of variable frequency. The output capacitor current measurement provides fast dynamic response to load transitions since it behaves as a feed-forward of the load current and any change is instantaneously reflected in the control signal (Ctrl). When a positive load step occurs, the output capacitor current goes down almost immediately and therefore the control signal goes down as well. The duty cycle can be even saturated until the control signal reaches the reference again. On the other hand, the output error voltage feedback improves the dynamic response under changes in the output voltage reference as it is reflected in the control signal (Ctrl) and in the reference signal (Ref) . Finally, the external voltage loop provides accurate steady state regulation. The operation of this control technique is experimentally validated on a buck converter being V IN =3V, V OUT =1V, f sw =1MHz, L=440nH and C OUT =4"F and the external voltage loop is designed with 10kHz bandwidth.
The dynamic response of the V 2 I C control under positive load step is shown in Fig. 3 . The control reacts almost immediately closing the main MOSFET. The inductance current follows the reference with high slew rate. The recovery time is only 3"s (three switching cycles).
The experimental results obtained under positive reference step are shown in Fig. 4 . The voltage reference step is done from 0.9V to 1.9V. The control reacts almost instantaneously needing only two switching cycles to reach the new operating point and then, the external voltage loop provides the accurate steady state regulation. In addition, there is no overshoot in the output voltage due to the transient response. • It is one tenth of the switching frequency
• Robustness under additional output capacitors: the higher the bandwidth, the worse the stability under external capacitors added at the output.
• Robustness under parasitic variations: the resonance frequency of small ceramic capacitors is around 1.5MHz-3MHz. Since the loop gain is very sensitive to this resonance, the bandwidth should be far enough.
A. Open Loop Gain
In the V 2 I C control the selected bandwidth for the external voltage loop is 50 kHz. It is 10 times smaller than the bandwidth of VMC and PCMC since the dynamic response of this control is provided by the fast loop. Fig. 7 shows the open loop gain (magnitude and phase) for the three control techniques. The loop is designed for the nominal output capacitor (10µF). The phase margin is 70º in the three controls and the bandwidth is 50kHz in the V 2 I C control and 500kHz in the VMC and PCMC. Fig. 8 shows the corresponding closed loop output impedance for these three control techniques. It clearly shows that the V 2 I C control output impedance is much lower up to 1.8MHz; the fast internal loop of the V 2 I C control provides a really fast response with a 1.8MHz equivalent bandwidth, being only 50kHz the bandwidth of the slow external loop (voltage loop).
B. Closed Loop Output Impedance

C. Dynamic Response
The dynamic response of the V 2 I C control is much faster than VMC and PCMC. Under load steps ( Figure 9 ) the voltage deviation is 50mV while it is twice higher (100mV) in VMC or PCMC. Under reference voltage steps ( Figure 10 ) the differences among the three controls are minor. V 2 I C control follows appropriately the reference step (185mV overshoot, 12µs settling time). The VMC follows also the step reference although it needs a higher settling time (20µs). The PCMC presents a higher overshoot (360mV).
D. Robustness: Extra Capacitors added at the Output
The V 2 I C control presents also very good performance under addition of extra capacitors at the output of the converter. Typically, the customer can add additional capacitors between the converter and the load and the system should be robust enough to handle the unknown additional capacitor without having stability problems. Fig. 11 shows the response of the three control techniques under a load step when the capacitor is 50 times higher than de nominal value. Fig. 12 shows the open loop gain of the three control techniques when the capacitor is 50 times higher than de nominal value. VMC has stability problems, the phase margin is only 11º and the response under the load step is too oscillating. PCMC is more robust to the capacitor variation but the bandwidth is too low (18kHz) and has a poor response under the load step, 65mV voltage deviation for such a big output capacitor (50 x 10µF). The V 2 I C control is very robust and keeps a stable behavior (39º phase margin) and a low voltage deviation (8mV) when the output capacitor is 50 times higher than the nominal value. The low bandwidth of the external voltage loop and the compensation slope provides the robustness of the V 2 I C control. Fig. 13 shows the output voltage response under a voltage step at the input of the Buck converter. PCMC presents very good behavior since it has inherent feed-forward of the input voltage. V 2 I C control also presents very good response thanks to the fast internal loop. Finally, VMC presents a poor behavior under line steps. 
E. Line Regulation: Response under Input Voltage Steps
IV. EXPERIMENTAL RESULTS
A 5MHz Buck converter has been developed to validate the behavior of the V 2 I C control. The prototype has been designed for the same specifications shown in section III. Fig.  14 shows the response of the V 2 I C control when the voltage reference steps from 0.8V up to 1.4V. The voltage step is appropriately followed, being the voltage overshoot about 100mV. Duty cycle is almost saturated during two cycles, increasing rapidly the current through the inductor and then the duty cycle is lowered to smoothly reduce the inductor current.
V. CONCLUSIONS
The V 2 I C control, based on two loops, a fast internal loop and a slow external loop, is very appropriate for high switching frequency converters. The low bandwidth of the external voltage loop together with the compensating slope provide a large robustness to this control. This control is presented and validated in [6] .
In this paper, the V The results of the comparison are summarized in the following table (Table I ). The main conclusion of this paper is that the V 2 I C control, compared with VMC and PCMC, presents the fastest dynamic response as well as the best robustness to deal with additional output capacitors that the user can put between the load and the converter. 
